

# PRODUCT SPECIFICATION

**PRODUCT: MULTILAYER CERAMIC CAPACITOR**

**TYPE: RADIAL-LEADED TYPE CAPACITOR**

**CUSTOMER:** \_\_\_\_\_

**DOC. NO.: D13-00-E-22**

**Ver.: 22**

**APPROVED BY CUSTOMER**

**PSA**  
PASSIVE SYSTEM ALLIANCE

**VENDOR :**

**WALSIN TECHNOLOGY CORPORATION**

566-1, KAO SHI ROAD, YANG-MEI  
TAO-YUAN, TAIWAN

**PAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD.**

NO.277,HONG MING ROAD,EASTERN SECTION,  
HUANGPU DISTRICT ,GUANG ZHOU,CHINA

**MAKER : PAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD.**

NO.277,HONG MING ROAD,EASTERN SECTION,  
HUANGPU DISTRICT ,GUANG ZHOU,CHINA

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 2 / 20
---	-----------------	-------------------------

### Record of change

Date	Version	Description	page
2009.6.24	3	1. Add voltage code in Marking.	14
2009.8.17	4	1. Change PSA & POE logo to Walsin & POE logo.	all
2012/5/31	5	1. Review the capacitance range.	13~14
2012/11/20	6	1. Add "Table of contents". 2. Review the body size W/H/T according to the chip size. 3. Review the contents of description. 4. Correct the size of P1 for type RD20.	3 4 11 13
2013/5/6	7	1. Review the Lead diameter $\phi$ from $0.55\pm 0.05\text{mm}$ to $0.5\pm 0.05\text{mm}$ 2. Add "H1 max" to lead configuration and size form. 3. Review the Solderability temperature from $235\pm 5^{\circ}\text{C}$ to $245\pm 5^{\circ}\text{C}$ .,Solderability time from $2\pm 0.5\text{s}$ to $5\pm 0.5\text{s}$ "	4,12,13 4 8
2014/8/8	8	1. Review the item 8 from "Storing condition and term" to be "Operating and storage environment" 2. Delete the 1206size for RD20 type. 3. Delete the 500V ~630V type of 0805 size. 4. Review the D.F. spec according to MLCC spec of Walsin.	11 4 14 6,8,9,10
2015/11/24	9	1. Review the Part number defining. 2. Add the 1812 size for the D.F. spec according to MLCC spec of Walsin. 3. Review the Packing quantity. 4. Add voltage code in Marking for 2000V&3000V.	4 6,8,9,10 14 15
2016/9/19	10	1. Review the Part number defining. 2. Review the Size code and capacitance (pF) available	4 15~17
2017/3/23	11	1. Delete the C Tolerance Code 2. Review the Packing specification	4 15
2017/7/7	12	1. Review the Part number defining 2. Complete Marking statement(Add 2-figure code Marking)	4 18
2017/11/8	13	1. Review the Part number defining ( add the 2220 size ) . 2. Review the D.F. spec according to MLCC spec of Walsin. 3. Add voltage code in Marking for 1500V & 2500V.	4 6,8,9,10 15
2018/12/19	14	1. Review the D.F. spec according to MLCC spec of Walsin. 2. Review the Size code and capacitance (pF) available	6,8,9,10 15~17
2020/10/29	15	1. Review the taping figure and specification	12~14
2021/3/26	16	1. Review the D.F. spec according to MLCC spec of Walsin. 2. Review the Size code and capacitance (pF) available	6~10 15~17
2021/9/9	17	1. Delete Walsin & POE logo.	1
2022/1/8	18	1. Add "Soldering Recommendation"	13
2022/4/21	19	1. Add "List of substances that affect the insulation strength of coating" in 7. Description.	12
2022/11/9	20	1. Due to the Y5V Dielectric EOL, delete Y5V Dielectric products.	4,5~10,19
2023/6/15	21	1. The 15th code "L" is changed from "Ag/Ni/Sn" to "Ag/Ni/Sn Halogen free". 2. The 15th code "C" is changed from "Cu/Ni/Sn" to "Cu/Ni/Sn Halogen free".	4
2025/6/19	22	1. Review the Packing specification	13~16



SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 4 / 20
---	-----------------	-------------------------

**1. Scope:**

Its specification applies to Radial Series Ceramic Capacitor.

**2. Part number defining (SAP):**

RD21	B				102	K	500	B	5	C		07	B
Product Type	Dielectric Code				Capacitance Code	Tolerance Code	Rated Voltage	Packaging Code	Chip Size	Termination		Lead length	Lead length Tolerance
RD20	Code	T.C.	Operating Temperature	Capacitance Change( $\Delta$ °C)	100=10 pF 102=1000 pF 103=10000 pF	D= $\pm$ 0.5pF J= $\pm$ 5 % K= $\pm$ 10 % M= $\pm$ 20 %	500=50V 101=100V 201=200V 251=250V 501=500V 631=630V 102=1000V 202=2000V 302=3000V	B=Bulk A=Ammo	5=0805 6=1206 0=1210 2=1812 8=1808 B=2220	Code	Termination	Tapping: AN=Ammo	D=Tapping
RD21	N	NP0	-55 ~ +125 °C	0 $\pm$ 30(PPM/°C)	1R5=1.5 pF 101=100 pF 472=4700 pF 104=100000 pF					L	Ag/Ni/Sn	Bulk (ex): 3E=3.5 mm 05=5.0 mm 07=7.0 mm 20=20mm	A= $\pm$ 0.5mm B= $\pm$ 1mm C=Min (For long lead)
RD30										B	X7R		

• Remark

\*Tolerance code:NP0: Cap<10pF: D tolerance / Cap $\geq$ 10pF: J, K, M, Z, X7R: K、M

\*Long lead:20C[L=20mm min] for RD20 & RD21 type

**3. Lead configuration and size: (Unit: mm)**

Type Code	Chip size	Dimensions (Unit:mm)						Lead spacing(F)		Lead Configuration
		Width (W)Max.	Height (Max.)		Thickness (T)Max.	Lead length (L)	Taping	Bulk		
			h	h1						
RD20	0805	5.0	4.5	6.0	3.5		2.5 $\pm$ 0.8	2.54 $\pm$ 1.0		
RD21	0805	5.0	4.5	6.5	3.5		5.0 $\pm$ 0.8	5.08 $\pm$ 1.0		
	1206	6.5	5.0	7.0	4.0	Refer to the item "2. SAP Part Number"	5.0 $\pm$ 0.8	5.08 $\pm$ 1.0		
	1210 (Special size)	6.5	5.5	7.5	5.0					
RD30	1808	8.0	6.0	7.5	5.5		5.0 $\pm$ 0.8	5.08 $\pm$ 1.0		
	1812	8.0	6.5	8.0	5.5					
	2220 (Special size)	9.0	9.0	10.0	6.0					


\* Lead diameter  $\Phi$ d: 0.5 +/-0.05mm

\* Special size : Customized


SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 5 / 20
---	-----------------	-------------------------

**4. Product structure:**

Radial capacitor



(1). MLCC capacitor



NO	Part name	Material	
(1)	MLCC capacitor	Ceramic dielectric	
		Internal Electrode	Ag-Pd or Ni (BME)
		Terminal electrode	Ag or Cu (BME) layer
		Under Plating	Ni layer
		Surface Plating	Sn layer
(2)	Solder	Tin-silver	
(3)	Radial Lead Wire	Tined CP wire	
(4)	Coating	Epoxy resin(Blue)	

**5. Specification and test method :**

**5.1 Test conditions:**

Tests shall, unless otherwise specified, be carried out at 15 to 35°C and RH 45 to 75%. If any doubt and argument has been encounter in judgement, the final test shall be done at 25±2°C, RH45 to 55% and 860~1060mbar. (Based on JIS standard)

**5.2 Handle procedure:**

To avoid unexpected testing results from occurring, the tested capacitor must be kept at room temperature for at least 30 minutes and completely discharged.

5.3 Performance:

No.	Item	Performance	Test or inspection method																																					
(1)	Appearance structure size	No defects which may affect performance.	As section 3																																					
(2)	Withstand Voltage	Withstand test voltage without Insulation breakdown or other damage.	<p>DC Tested voltage shall be applied for 1 ~ 5sec. Charge/discharge current shall not exceed 50 mA .</p> <table border="1"> <thead> <tr> <th>Rated Voltage</th> <th>Tested Voltage</th> </tr> </thead> <tbody> <tr> <td>&lt;100V</td> <td>250%</td> </tr> <tr> <td>100V</td> <td>300%</td> </tr> <tr> <td>200~300V</td> <td>200%</td> </tr> <tr> <td>500~999V</td> <td>150%</td> </tr> <tr> <td>1000~3000V</td> <td>120%</td> </tr> </tbody> </table> <p>*Preconditioning : (only for Class 2): Perform a heat treatment at 150 +0-10°C for one hour and then let sit for 48±4 hours at room temperature.</p>	Rated Voltage	Tested Voltage	<100V	250%	100V	300%	200~300V	200%	500~999V	150%	1000~3000V	120%																									
Rated Voltage	Tested Voltage																																							
<100V	250%																																							
100V	300%																																							
200~300V	200%																																							
500~999V	150%																																							
1000~3000V	120%																																							
(3)	Insulation resistance	<p>NPO: 10GΩ Min or R · C ≥ 500Ω *F Whichever is smaller</p> <p>X7R: 10GΩ Min or R · C ≥ 100Ω · F (Whichever is smaller)</p>	<p>Insulation resistance shall be measured at 120±5 seconds after rated voltage applied.</p> <table border="1"> <thead> <tr> <th>Rated Voltage</th> <th>Tested Voltage</th> </tr> </thead> <tbody> <tr> <td>&lt;500V</td> <td>100%</td> </tr> <tr> <td>≥ 500V</td> <td>500V</td> </tr> </tbody> </table> <p>*Preconditioning : (only for Class 2): Perform a heat treatment at 150 +0-10°C for one hour and then let sit for 48±4 hours at room temperature.</p>	Rated Voltage	Tested Voltage	<500V	100%	≥ 500V	500V																															
Rated Voltage	Tested Voltage																																							
<500V	100%																																							
≥ 500V	500V																																							
(4)	Capacitance	Within the specified tolerance.	<p>Measuring frequency &amp; voltage: NPO : &gt; 1000pF : 1KHz±10% 1.0±0.2 Vrms ≤ 1000pF : 1MHz±10% 1.0±0.2 Vrms X7R : C ≤ 10μF 1.0±0.2 Vrms 1KHz±10% C &gt; 10 μF 0.5±0.2 Vrms 120Hz±20%</p> <p>*Preconditioning : (only for Class 2): Perform a heat treatment at 150 +0-10°C for one hour and then let sit for 48±4 hours at room temperature.</p>																																					
(5)	Q/D.F. (Dissipation Factor)	<table border="1"> <thead> <tr> <th rowspan="2">NP0</th> <th colspan="2">More than 30pF: Q ≥ 1000</th> <th rowspan="2">Special chip size and capacitance</th> </tr> <tr> <th>Rated vol.</th> <th>DF ≤</th> </tr> </thead> <tbody> <tr> <td rowspan="4">X7R</td> <td>&gt;1000V</td> <td>≤ 3%</td> <td></td> </tr> <tr> <td></td> <td>≤ 2.5%</td> <td></td> </tr> <tr> <td>≥ 100V</td> <td>≤ 3%</td> <td>0.47μF ≤ 1206 &lt; 1μF 1812 &amp; 1808 &amp; 2220</td> </tr> <tr> <td>≤ 1000V</td> <td>≤ 5%</td> <td>0.1μF &lt; 0805 &lt; 0.22μF, 1206 ≥ 1μF, 2.2μF ≤ 1210 &lt; 3.3μF</td> </tr> <tr> <td></td> <td></td> <td>≤ 10%</td> <td>0805 &gt; 0.22μF; 1210 ≥ 3.3μF</td> </tr> <tr> <td></td> <td></td> <td>≤ 2.5%</td> <td></td> </tr> <tr> <td rowspan="3">50V</td> <td></td> <td>≤ 3%</td> <td>0.18μF ≤ 0805 &lt; 1μF, 0.47μF ≤ 1206 &lt; 2.2μF</td> </tr> <tr> <td></td> <td>≤ 5%</td> <td>3.3μF ≤ 1210 &lt; 10μF</td> </tr> <tr> <td></td> <td>≤ 10%</td> <td>0805 ≥ 1μF (0805/X7R &gt; 0.47μF), 1206 ≥ 2.2μF, 1210 ≥ 10μF</td> </tr> </tbody> </table>	NP0	More than 30pF: Q ≥ 1000		Special chip size and capacitance	Rated vol.	DF ≤	X7R	>1000V	≤ 3%			≤ 2.5%		≥ 100V	≤ 3%	0.47μF ≤ 1206 < 1μF 1812 & 1808 & 2220	≤ 1000V	≤ 5%	0.1μF < 0805 < 0.22μF, 1206 ≥ 1μF, 2.2μF ≤ 1210 < 3.3μF			≤ 10%	0805 > 0.22μF; 1210 ≥ 3.3μF			≤ 2.5%		50V		≤ 3%	0.18μF ≤ 0805 < 1μF, 0.47μF ≤ 1206 < 2.2μF		≤ 5%	3.3μF ≤ 1210 < 10μF		≤ 10%	0805 ≥ 1μF (0805/X7R > 0.47μF), 1206 ≥ 2.2μF, 1210 ≥ 10μF	
NP0	More than 30pF: Q ≥ 1000			Special chip size and capacitance																																				
	Rated vol.	DF ≤																																						
X7R	>1000V	≤ 3%																																						
		≤ 2.5%																																						
	≥ 100V	≤ 3%	0.47μF ≤ 1206 < 1μF 1812 & 1808 & 2220																																					
	≤ 1000V	≤ 5%	0.1μF < 0805 < 0.22μF, 1206 ≥ 1μF, 2.2μF ≤ 1210 < 3.3μF																																					
		≤ 10%	0805 > 0.22μF; 1210 ≥ 3.3μF																																					
		≤ 2.5%																																						
50V		≤ 3%	0.18μF ≤ 0805 < 1μF, 0.47μF ≤ 1206 < 2.2μF																																					
		≤ 5%	3.3μF ≤ 1210 < 10μF																																					
		≤ 10%	0805 ≥ 1μF (0805/X7R > 0.47μF), 1206 ≥ 2.2μF, 1210 ≥ 10μF																																					
(6)	Terminal strength	<p>Tensile strength: No breakdown</p> <p>Bending strength: No breakdown</p>	<p>Loading weight 0.5 Kgs is applied for 10±1 seconds</p> <p>Loading weight 0.25 Kgs is applied Bending back and forth 90 degrees twice</p>																																					

\*"room condition" Temperature: 15~35, Relative humidity: 45~75%, Atmospheric pressure: 86~106kPa

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 7 / 20
---	-----------------	-------------------------

No.	Item	Performance		Test or inspection method												
(7)	Temperature Characteristic of Capacitance	Temperatures Coefficient		The temperature coefficient is determined using the capacitance measured at base temperature as a reference. Test the specimen in a range of maximum and minimum operation temperature that shown as left table. * Base Temp 25±2°C <table border="1" style="margin-left: 20px;"> <thead> <tr> <th style="text-align: center;">Step</th> <th style="text-align: center;">Temperature(°C)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">Base Temp.(25°C)± 2 °C</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">Min. Operation Temp.± 2 °C</td> </tr> <tr> <td style="text-align: center;">3</td> <td style="text-align: center;">Base Temp.(25°C)± 2 °C</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">Max. Operation Temp.± 2 °C</td> </tr> <tr> <td style="text-align: center;">5</td> <td style="text-align: center;">Base Temp.(25°C)± 2 °C</td> </tr> </tbody> </table>	Step	Temperature(°C)	1	Base Temp.(25°C)± 2 °C	2	Min. Operation Temp.± 2 °C	3	Base Temp.(25°C)± 2 °C	4	Max. Operation Temp.± 2 °C	5	Base Temp.(25°C)± 2 °C
		Step	Temperature(°C)													
		1	Base Temp.(25°C)± 2 °C													
2	Min. Operation Temp.± 2 °C															
3	Base Temp.(25°C)± 2 °C															
4	Max. Operation Temp.± 2 °C															
5	Base Temp.(25°C)± 2 °C															
T.C.	Operating Temperature	Capacitance Change(Δ C)														
NP0	-55~+125°C	0±30(ppm/°C)														
X7R	-55~+125°C	± 15%														
(8)	Soldering heat resistance	External appearance	No mechanical damage.		Lead wire or terminals shall be immersed (A) up to 2.0 mm from body (B) into the Molten solder of which temperature is 260+5 - 0 °C for 3±0.5 sec. Then leave at standard test conditions for 24±2 hours, then measured.  *Preconditioning : (only for Class 2): Perform a heat treatment at 150 +0/-10°C for one hour and then let sit for 48 ± 4 hours at room temperature.											
		Cap. change (Δ C/C)	NP0	±2.5% or ± 0.25 pF max. Which ever is larger												
		Q/D.F.	To meet initial standard value													
		I.R.	To meet initial standard value													
(9)	Solderability	Lead wire shall be soldered over 75% of the circumfluent direction		To comply with JIS-C-5102 8.4 , the soldering temperature is 245±5°C and dipping time is 5±0.5 seconds. Flux: weight ratio of Rosin 25%												

※ "room condition" Temperature: 15~35, Relative humidity: 45~75%, Atmospheric pressure: 86~106kPa

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 8 / 20
---	-----------------	-------------------------

No.	Item	Performance		Test or inspection method	
(10)	Humidity (Steady state)	External appearance	No mechanical damage.		Humidity (Steady state): At temperature $40\pm 2^{\circ}\text{C}$ and humidity 90 to 95%RH for $500+24/-0$ hours. Leave the capacitors in ambient condition for the following time before measurement. Class 1 : $24\pm 2$ hours. Class 2 : $48\pm 4$ hours. * Charge / discharge current shall. not exceed 50 mA. * Preconditioning : (only for Class 2): Apply the rated DC voltage for 1hour at $150\pm 5^{\circ}\text{C}$ . Remove and let sit for $48\pm 4$ hours at room temperature. Perform initial measurement.
		Cap. change ( $\Delta C/C$ )	NP0: $\pm 5\%$ or $\pm 0.5\text{ pFmax.}$ (Whichever is larger) X7R: $\pm 12.5\%$		
		Q / D.F.:  NP0: $C \geq 30\text{pF}$ : $Q \geq 350$ , $10\text{pF} \leq C < 30\text{pF}$ : $Q \geq 275+2.5C$ $C < 10\text{pF}$ : $Q \geq 200+10C$ PS: C: Nominal Capacitance (pF)			
		X7R	Rated vol.	DF $\leq$	
		$\leq 3\%$			
	$\geq 100\text{V}$	$\leq 6\%$	$0.47\mu\text{F} \leq 1206 < 1\mu\text{F}$ $1812 \& 1808 \& 2220$		
		$\leq 7.5\%$	$0.1\mu\text{F} < 0805 < 0.22\mu\text{F}$ , $1206 \geq 1\mu\text{F}$ , $2.2\mu\text{F} \leq 1210 < 3.3\mu\text{F}$		
		$\leq 20\%$	$0805 > 0.22\mu\text{F}$ ; $1210 \geq 3.3\mu\text{F}$		
	50V	$\leq 3\%$			
		$\leq 6\%$	$0.18\mu\text{F} \leq 0805 < 1\mu\text{F}$ , $0.47\mu\text{F} \leq 1206 < 2.2\mu\text{F}$		
		$\leq 10\%$	$3.3\mu\text{F} \leq 1210 < 10\mu\text{F}$		
		$\leq 20\%$	$0805 \geq 1\mu\text{F}$ ( $0805/X7R > 0.47\mu\text{F}$ ), $1206 \geq 2.2\mu\text{F}$ , $1210 \geq 10\mu\text{F}$		
	I.R.	$1\text{G}\Omega$ min. or $50\Omega * \text{F}$ (Whichever is smaller)			

※ "room condition" Temperature:  $15\sim 35$ , Relative humidity:  $45\sim 75\%$ , Atmospheric pressure:  $86\sim 106\text{kPa}$

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 9 / 20
---	-----------------	-------------------------

No.	Item	Performance	Test or inspection method																								
(11)	Humidity load	External appearance	No mechanical damage.																								
		Cap. change ( $\Delta C/C$ )	NP0: $\pm 5\%$ or $\pm 0.5 \text{ pFmax.}$ (Whichever is larger) X7R: $\pm 12.5\%$																								
		Q / D.F.: NP0: $C \geq 30 \text{ pF}$ : $Q \geq 350$ , $10 \text{ pF} \leq C < 30 \text{ pF}$ : $Q \geq 275 + 2.5C$ $C < 10 \text{ pF}$ : $Q \geq 200 + 10C$ PS: C: Nominal Capacitance (pF)	Humidity load: ( apply for the product with rated voltage 500V-Max): Apply the rated voltage at temperature $40 \pm 2^\circ\text{C}$ and humidity 90 to 95%RH for $500 + 24 / - 0$ hours. Leave the capacitors in ambient condition for the following time before measurement. Class 1 : $24 \pm 2$ hours. Class 2 : $48 \pm 4$ hours. * Charge / discharge current shall. not exceed 50 mA. * Preconditioning : (only for Class 2): Apply the rated DC voltage for 1hour at $150 \pm 5^\circ\text{C}$ . Remove and let sit for $48 \pm 4$ hours at room temperature. Perform initial measurement.																								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;"></th> <th style="width: 10%;">Rated vol.</th> <th style="width: 10%;">DF <math>\leq</math></th> <th style="width: 70%;">Special chip size and capacitance</th> </tr> </thead> <tbody> <tr> <td rowspan="4" style="text-align: center;">X7R</td> <td rowspan="4" style="text-align: center;"><math>\geq 100\text{V}</math></td> <td><math>\leq 3\%</math></td> <td></td> </tr> <tr> <td><math>\leq 6\%</math></td> <td><math>0.47\mu\text{F} \leq 1206 &lt; 1\mu\text{F}</math> <math>1812 \text{ \&amp; } 1808 \text{ \&amp; } 2220</math></td> </tr> <tr> <td><math>\leq 7.5\%</math></td> <td><math>0.1\mu\text{F} &lt; 0805 &lt; 0.22\mu\text{F}</math>, <math>1206 \geq 1\mu\text{F}</math>, <math>2.2\mu\text{F} \leq 1210 &lt; 3.3\mu\text{F}</math></td> </tr> <tr> <td><math>\leq 20\%</math></td> <td><math>0805 &gt; 0.22\mu\text{F}</math>; <math>1210 \geq 3.3\mu\text{F}</math></td> </tr> <tr> <td rowspan="4" style="text-align: center;">50V</td> <td rowspan="4" style="text-align: center;"></td> <td><math>\leq 3\%</math></td> <td></td> </tr> <tr> <td><math>\leq 6\%</math></td> <td><math>0.18\mu\text{F} \leq 0805 &lt; 1\mu\text{F}</math>, <math>0.47\mu\text{F} \leq 1206 &lt; 2.2\mu\text{F}</math></td> </tr> <tr> <td><math>\leq 10\%</math></td> <td><math>3.3\mu\text{F} \leq 1210 &lt; 10\mu\text{F}</math></td> </tr> <tr> <td><math>\leq 20\%</math></td> <td><math>0805 \geq 1\mu\text{F}</math> (<math>0805/\text{X7R} &gt; 0.47\mu\text{F}</math>), <math>1206 \geq 2.2\mu\text{F}</math>, <math>1210 \geq 10\mu\text{F}</math></td> </tr> </tbody> </table>		Rated vol.	DF $\leq$	Special chip size and capacitance	X7R	$\geq 100\text{V}$	$\leq 3\%$		$\leq 6\%$	$0.47\mu\text{F} \leq 1206 < 1\mu\text{F}$ $1812 \text{ \& } 1808 \text{ \& } 2220$	$\leq 7.5\%$	$0.1\mu\text{F} < 0805 < 0.22\mu\text{F}$ , $1206 \geq 1\mu\text{F}$ , $2.2\mu\text{F} \leq 1210 < 3.3\mu\text{F}$	$\leq 20\%$	$0805 > 0.22\mu\text{F}$ ; $1210 \geq 3.3\mu\text{F}$	50V		$\leq 3\%$		$\leq 6\%$	$0.18\mu\text{F} \leq 0805 < 1\mu\text{F}$ , $0.47\mu\text{F} \leq 1206 < 2.2\mu\text{F}$	$\leq 10\%$	$3.3\mu\text{F} \leq 1210 < 10\mu\text{F}$	$\leq 20\%$	$0805 \geq 1\mu\text{F}$ ( $0805/\text{X7R} > 0.47\mu\text{F}$ ), $1206 \geq 2.2\mu\text{F}$ , $1210 \geq 10\mu\text{F}$	
			Rated vol.	DF $\leq$	Special chip size and capacitance																						
X7R	$\geq 100\text{V}$	$\leq 3\%$																									
		$\leq 6\%$	$0.47\mu\text{F} \leq 1206 < 1\mu\text{F}$ $1812 \text{ \& } 1808 \text{ \& } 2220$																								
		$\leq 7.5\%$	$0.1\mu\text{F} < 0805 < 0.22\mu\text{F}$ , $1206 \geq 1\mu\text{F}$ , $2.2\mu\text{F} \leq 1210 < 3.3\mu\text{F}$																								
		$\leq 20\%$	$0805 > 0.22\mu\text{F}$ ; $1210 \geq 3.3\mu\text{F}$																								
50V		$\leq 3\%$																									
		$\leq 6\%$	$0.18\mu\text{F} \leq 0805 < 1\mu\text{F}$ , $0.47\mu\text{F} \leq 1206 < 2.2\mu\text{F}$																								
		$\leq 10\%$	$3.3\mu\text{F} \leq 1210 < 10\mu\text{F}$																								
		$\leq 20\%$	$0805 \geq 1\mu\text{F}$ ( $0805/\text{X7R} > 0.47\mu\text{F}$ ), $1206 \geq 2.2\mu\text{F}$ , $1210 \geq 10\mu\text{F}$																								
I.R.	$500\text{M}\Omega$ min. or $25 \Omega * \text{F}$ (Whichever is smaller)																										
(12)	Temperature cycle	External appearance	No mechanical damage.																								
		Cap. change ( $\Delta C/C$ )	NP0: $\pm 2.5\%$ or $\pm 0.25 \text{ pFmax.}$ ( Whichever is larger) X7R: $\pm 7.5\%$																								
		Q / D.F.	To meet initial standard value																								
		I.R.	$10000\text{M}\Omega$ min. or $500 \Omega * \text{F}$ (Whichever is smaller)																								
			The capacitor shall be subject 5 cycles according to four heat treatments listed in the following table. Then Leave the capacitors in ambient condition for the following time before measurement. Class I: $24 \pm 2$ hours Class II: $48 \pm 4$ hours <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Step</th> <th style="width: 60%;">Temperature (<math>^\circ\text{C}</math>)</th> <th style="width: 30%;">Duration (min.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>Min. Operation Temp. <math>\pm 3^\circ\text{C}</math></td> <td style="text-align: center;"><math>30 \pm 3</math></td> </tr> <tr> <td style="text-align: center;">2</td> <td>Room Temp. (<math>25^\circ\text{C}</math>)</td> <td style="text-align: center;"><math>2 \sim 3</math></td> </tr> <tr> <td style="text-align: center;">3</td> <td>Max. Operation Temp. <math>\pm 3^\circ\text{C}</math></td> <td style="text-align: center;"><math>30 \pm 2</math></td> </tr> <tr> <td style="text-align: center;">4</td> <td>Room Temp. (<math>25^\circ\text{C}</math>)</td> <td style="text-align: center;"><math>2 \sim 3</math></td> </tr> </tbody> </table> *Preconditioning : (only for Class 2): Perform a heat treatment at $150 + 0 - 10^\circ\text{C}$ for one hour and then let sit for $48 \pm 4$ hours at room temperature.	Step	Temperature ( $^\circ\text{C}$ )	Duration (min.)	1	Min. Operation Temp. $\pm 3^\circ\text{C}$	$30 \pm 3$	2	Room Temp. ( $25^\circ\text{C}$ )	$2 \sim 3$	3	Max. Operation Temp. $\pm 3^\circ\text{C}$	$30 \pm 2$	4	Room Temp. ( $25^\circ\text{C}$ )	$2 \sim 3$									
Step	Temperature ( $^\circ\text{C}$ )	Duration (min.)																									
1	Min. Operation Temp. $\pm 3^\circ\text{C}$	$30 \pm 3$																									
2	Room Temp. ( $25^\circ\text{C}$ )	$2 \sim 3$																									
3	Max. Operation Temp. $\pm 3^\circ\text{C}$	$30 \pm 2$																									
4	Room Temp. ( $25^\circ\text{C}$ )	$2 \sim 3$																									

※ "room condition" Temperature:  $15 \sim 35$ , Relative humidity:  $45 \sim 75\%$ , Atmospheric pressure:  $86 \sim 106 \text{ kPa}$

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 10 / 20
---	-----------------	--------------------------

No.	Item	Performance	Test or inspection method																																														
(13)	Temperature Load	<p>External appearance: No mechanical damage.</p> <p>Cap. change (<math>\Delta C/C</math>):                      NPO: <math>\pm 3\%</math> or <math>\pm 0.3\text{pFmax.}</math>                      (Whichever is larger)                      X7R: <math>\geq 10\text{V}, \pm 12.5\%</math></p> <p>Q / D.F.:</p> <p>NPO:  <math>C \geq 30\text{pF}: Q \geq 350,</math>  <math>10\text{pF} \leq C &lt; 30\text{pF}: Q \geq 275+2.5C</math>  <math>C &lt; 10\text{pF}: Q \geq 200+10C</math>                      PS: C: Nominal Capacitance (pF)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 5%;"></th> <th style="width: 10%;">Rated vol.</th> <th style="width: 10%;">DF <math>\leq</math></th> <th style="width: 75%;">Special chip size and capacitance</th> </tr> </thead> <tbody> <tr> <td rowspan="4" style="text-align: center; vertical-align: middle;">X7R</td> <td rowspan="4" style="text-align: center; vertical-align: middle;"><math>\geq 100\text{V}</math></td> <td style="text-align: center;"><math>\leq 3\%</math></td> <td></td> </tr> <tr> <td style="text-align: center;"><math>\leq 6\%</math></td> <td>0.47<math>\mu\text{F} \leq 1206 &lt; 1\mu\text{F}</math> 1812 &amp; 1808 &amp; 2220</td> </tr> <tr> <td style="text-align: center;"><math>\leq 7.5\%</math></td> <td>0.1<math>\mu\text{F} &lt; 0805 &lt; 0.22\mu\text{F}, 1206 \geq 1\mu\text{F},</math> 2.2<math>\mu\text{F} \leq 1210 &lt; 3.3\mu\text{F}</math></td> </tr> <tr> <td style="text-align: center;"><math>\leq 20\%</math></td> <td>0805 <math>&gt; 0.22\mu\text{F}; 1210 \geq 3.3\mu\text{F}</math></td> </tr> <tr> <td rowspan="4" style="text-align: center; vertical-align: middle;">50V</td> <td rowspan="4" style="text-align: center; vertical-align: middle;"></td> <td style="text-align: center;"><math>\leq 3\%</math></td> <td></td> </tr> <tr> <td style="text-align: center;"><math>\leq 6\%</math></td> <td>0.18<math>\mu\text{F} \leq 0805 &lt; 1\mu\text{F},</math> 0.47<math>\mu\text{F} \leq 1206 &lt; 2.2\mu\text{F}</math></td> </tr> <tr> <td style="text-align: center;"><math>\leq 10\%</math></td> <td>3.3<math>\mu\text{F} \leq 1210 &lt; 10\mu\text{F}</math></td> </tr> <tr> <td style="text-align: center;"><math>\leq 20\%</math></td> <td>0805 <math>\geq 1\mu\text{F} (0805/X7R &gt; 0.47\mu\text{F})</math> 1206 <math>\geq 2.2\mu\text{F}, 1210 \geq 10\mu\text{F}</math></td> </tr> </tbody> </table> <p>I.R. 1000M<math>\Omega</math> or 50<math>\Omega</math>*F (Whichever is smaller)</p>		Rated vol.	DF $\leq$	Special chip size and capacitance	X7R	$\geq 100\text{V}$	$\leq 3\%$		$\leq 6\%$	0.47 $\mu\text{F} \leq 1206 < 1\mu\text{F}$ 1812 & 1808 & 2220	$\leq 7.5\%$	0.1 $\mu\text{F} < 0805 < 0.22\mu\text{F}, 1206 \geq 1\mu\text{F},$ 2.2 $\mu\text{F} \leq 1210 < 3.3\mu\text{F}$	$\leq 20\%$	0805 $> 0.22\mu\text{F}; 1210 \geq 3.3\mu\text{F}$	50V		$\leq 3\%$		$\leq 6\%$	0.18 $\mu\text{F} \leq 0805 < 1\mu\text{F},$ 0.47 $\mu\text{F} \leq 1206 < 2.2\mu\text{F}$	$\leq 10\%$	3.3 $\mu\text{F} \leq 1210 < 10\mu\text{F}$	$\leq 20\%$	0805 $\geq 1\mu\text{F} (0805/X7R > 0.47\mu\text{F})$ 1206 $\geq 2.2\mu\text{F}, 1210 \geq 10\mu\text{F}$	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Rated Voltage</th> <th style="width: 50%;">Tested Voltage</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;"><math>&lt; 500\text{V}</math></td> <td style="text-align: center;">2.0Ra</td> </tr> <tr> <td style="text-align: center;">500V</td> <td style="text-align: center;">1.5Ra</td> </tr> <tr> <td style="text-align: center;"><math>\geq 630\text{V}</math></td> <td style="text-align: center;">1.2Ra</td> </tr> <tr> <td style="text-align: center;"><math>\geq 1000\text{V}</math></td> <td style="text-align: center;">1.2Ra</td> </tr> </tbody> </table> <p>PS: The test voltage is 150% of rated voltage for below range.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Size</th> <th style="width: 25%;">Rated voltage</th> <th style="width: 60%;">Capacitance</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0805</td> <td style="text-align: center;">50V(X7R)</td> <td style="text-align: center;"><math>C \geq 2.2 \mu\text{F}</math></td> </tr> <tr> <td></td> <td style="text-align: center;">100V(X7R)</td> <td style="text-align: center;"><math>C \geq 0.47 \mu\text{F}</math></td> </tr> <tr> <td style="text-align: center;">1206</td> <td style="text-align: center;">100V(X7R)</td> <td style="text-align: center;"><math>C \geq 1.0 \mu\text{F}</math></td> </tr> </tbody> </table> <p>at maximum operating temperature <math>\pm 2^\circ\text{C}</math> for 1000 + 48/ - 0 hours.                      Leave the capacitors in ambient condition for the following time before measurement.                      Class I: 24<math>\pm 2</math> hours                      Class II: 48<math>\pm 4</math> hours</p> <p>* Charge / discharge current shall not exceed 50 mA.                      * Preconditioning : (only for Class 2):                      Apply 200% of the rated DC voltage for 1 hour at the maximum operating temperature <math>\pm 3^\circ\text{C}</math>.                      Remove and let sit for 48<math>\pm 4</math> hours at room temperature. Perform initial measurement.</p>	Rated Voltage	Tested Voltage	$< 500\text{V}$	2.0Ra	500V	1.5Ra	$\geq 630\text{V}$	1.2Ra	$\geq 1000\text{V}$	1.2Ra	Size	Rated voltage	Capacitance	0805	50V(X7R)	$C \geq 2.2 \mu\text{F}$		100V(X7R)	$C \geq 0.47 \mu\text{F}$	1206	100V(X7R)	$C \geq 1.0 \mu\text{F}$
	Rated vol.	DF $\leq$	Special chip size and capacitance																																														
X7R	$\geq 100\text{V}$	$\leq 3\%$																																															
		$\leq 6\%$	0.47 $\mu\text{F} \leq 1206 < 1\mu\text{F}$ 1812 & 1808 & 2220																																														
		$\leq 7.5\%$	0.1 $\mu\text{F} < 0805 < 0.22\mu\text{F}, 1206 \geq 1\mu\text{F},$ 2.2 $\mu\text{F} \leq 1210 < 3.3\mu\text{F}$																																														
		$\leq 20\%$	0805 $> 0.22\mu\text{F}; 1210 \geq 3.3\mu\text{F}$																																														
50V		$\leq 3\%$																																															
		$\leq 6\%$	0.18 $\mu\text{F} \leq 0805 < 1\mu\text{F},$ 0.47 $\mu\text{F} \leq 1206 < 2.2\mu\text{F}$																																														
		$\leq 10\%$	3.3 $\mu\text{F} \leq 1210 < 10\mu\text{F}$																																														
		$\leq 20\%$	0805 $\geq 1\mu\text{F} (0805/X7R > 0.47\mu\text{F})$ 1206 $\geq 2.2\mu\text{F}, 1210 \geq 10\mu\text{F}$																																														
Rated Voltage	Tested Voltage																																																
$< 500\text{V}$	2.0Ra																																																
500V	1.5Ra																																																
$\geq 630\text{V}$	1.2Ra																																																
$\geq 1000\text{V}$	1.2Ra																																																
Size	Rated voltage	Capacitance																																															
0805	50V(X7R)	$C \geq 2.2 \mu\text{F}$																																															
	100V(X7R)	$C \geq 0.47 \mu\text{F}$																																															
1206	100V(X7R)	$C \geq 1.0 \mu\text{F}$																																															

※ "room condition" Temperature: 15~35, Relative humidity: 45~75%, Atmospheric pressure: 86~106kPa

SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 11 / 20
---	-----------------	--------------------------

**6. Operating and storage environment:**

The insulating coating of capacitors does not form a perfect seal; therefore, do not use or store capacitors in a corrosive atmosphere, especially where chloride gas, sulfide gas, acid, alkali, salt or the like are present. Also avoid exposure to moisture. Before cleaning, bonding or molding this product, verify that these processes do not affect product quality by testing the performance of a cleaned, bonded or molded product in the intended equipment. Store the capacitors where the temperature and relative humidity do not exceed 5 to 40 degrees centigrade and 20 to 70%. Use capacitors within 6 months after delivery.

**7. Description:**

Radial-Leaded, Epoxy-Dipped Multilayer ceramic capacitors are built by superior moisture and shock resistant Epoxy coating, can be supplied in both bulk or tape package for automatic insertion in printed circuit board. But must to avoid effect of external force when the capacitors are used automatic insertion because the inner chips are very weak and easy broken.

Our RD series capacitors have wide application in computer, data Processor, telecom communication, industrial control, and instrumentation equipment, etc.

(Epoxy coated: Flame resistance for UL94 V-0 Approved)

※ List of substances that affect the insulation strength of coating:

**Epoxy resin solvent**

Category	Model		
Ketone	Acetone	Butanone	Cyclohexanone
Esters	Ethyl acetate	Dibutyl phthalate	
Chlorinated hydrocarbons	Dichloromethane		

**Epoxy resin thinner**

Category		Model	
Reactive diluentactivated thinner	Simple function group	HK-66 (Alkyl glycidyl ether)	
		501 (Butyl glycidyl ether)	
		690 (Phenyl Glycidyl Ether )	
		AGE (C12-14Aliphatic Polyalcohol Glycidyl Ether)	
		692 (Benzyl Glycidyl Ether)	
	Two functional groups	D-678 ( Neopentyl glycol diglycidyl ether )	
		622 (1,4-Butanediol diglycidyl ether)	
		669 (Ethylene glycol diglycidyl ether)	
		X-632 (Polypropylene glycol diglycidyl ether)	
		X-652 (1,6-Hexadiol diglycidyl ether)	
Non-activated thinner	D-691Epoxypropane o-methylphenyl ether		
	Anhydrous ethanol	Toluene	
	Ethyl acetate	Dimethylbenzene	
	Dimethyl formamide	Butyl acetate	
	Acetone	Styrene	
	Polyol	Benzyl alcohol	

**Note: The above substances should not contact the coating of the product body, otherwise it will affect the insulation strength of the product**

## 8. Soldering Recommendation :

### 8.1 Wave Soldering Profile:

- Temperature conditions of the flow is recommended as shown in the chart
- Must implement the pre-heat
- Maximum peak flow temperature is recommended 265°C
- Time “ T ” implement in the chart recommended within 20 sec. if temperature exceed 200°C
- Take care with the flow solder not to touch the capacitor body directly at mounting




Chart to show flow recommended temp

### 8.2 Recommended Reworking Conditions with Soldering Iron :

- Temperature of iron-tip: 400 degrees C. max.
- Soldering iron wattage: 50W max.
- Soldering time: 3.5 sec. max.
- Distance from coating body: 2 mm (min.)


### 8.3 Reflow-Soldering : Lead Ceramic Cap. should not be soldered by reflow-soldering.

9. Taping Figure and Specification:

9.1 RD21 Type Taping Figure and Specification

9.1.1 RD21 Type Taping Figure and Specification For Chip Size 0805


(Unit: mm)



Description	Symbol	Dimension	Remarks
Pitch of component	P	12.7±1.0	
Feed hold pitch	P0	12.7±0.3	Cumulative pitch error : ±1.0 Mm/20 pitches
Feed hold center to lead	P1	3.85±0.7	
Feed hold center to component center	P2	6.35±1.3	
Lead diameter	d	0.5±0.05	
Lead to lead spacing	F	5.0 ±0.8	To lead tip within tolerance
Component alignment, F-R	Δh	2.0 max	The alignment from the center of the lead is ±1.0mm
Adhesive tape width	W0	8.0 min.	
Hole position	W1	9.0±0.5	
Adhesive tape position	W2	3.0 max	
Tape width	W3	18.0+1.0/-0.5	
Height of bottom body from tape center	H	18.0+2.0/-0	H+12.5mm≤H1
Length from the terminal of the lead wire to the edge of adhesive tape	l	3.0 max	Or the end of lead wire may be inside the hole-down tape.
Portion to cut in case of defect	L	11.0 max	
Lead-wire clinch height	H0	16.0±0.5	6.5≤H0-W1
Component height	H1	32.25 max.	
Feed hole diameter	D0	4.0±0.2	
Tape thickness	t	0.6±0.3	

9.1.2 RD21 Type Taping Figure and Specification For Chip Size 1206 & 1210


(Unit: mm)



Description	Symbol	Dimension	Remarks
Pitch of component	P	12.7±1.0	
Feed hold pitch	P <sub>0</sub>	12.7±0.3	Cumulative pitch error : ±1.0 Mm/20 pitches
Feed hold center to lead	P <sub>1</sub>	3.85±0.7	
Feed hold center to component center	P <sub>2</sub>	6.35±1.3	
Lead diameter	d	0.5±0.05	
Lead to lead spacing	F	5.0 ±0.8	To lead tip within tolerance
Component alignment, F-R	∆h	2.0 max	The alignment from the center of the lead is ±1.0mm
Adhesive tape width	W <sub>0</sub>	8.0 min.	
Hole position	W <sub>1</sub>	9.0±0.5	
Adhesive tape position	W <sub>2</sub>	3.0 max	
Tape width	W <sub>3</sub>	18.0+1.0/-0.5	
Height of bottom body from tape center	H	18.0+2.0/-0	H+12.5mm≤H <sub>1</sub>
Length from the terminal of the lead wire to the edge of adhesive tape	ℓ	3.0 max	Or the end of lead wire may be inside the hole-down tape.
Portion to cut in case of defect	L	11.0 max	
Lead-wire clinch height	H <sub>0</sub>	16.0±0.5	6.5≤H <sub>0</sub> -W <sub>1</sub>
Component height	H <sub>1</sub>	32.25 max.	
Feed hole diameter	D <sub>0</sub>	4.0±0.2	
Tape thickness	t	0.6±0.3	

## 9.2 RD20 Type Taping Figure and Specification

(Unit: mm)




Unit: mm

Description	Symbol	Dimension	Remarks
Pitch of component	P	12.7±1.0	
Feed hold pitch	P0	12.7±0.3	Cumulative pitch error : ±1.0 Mm/20 pitches
Feed hold center to lead	P1	5.1±0.7	
Feed hold center to component center	P2	6.35±1.3	
Lead diameter	d	0.5±0.05	
Lead to lead spacing	F	2.5 ±0.8	To lead tip within tolerance
Component alignment, F-R	Δh	2.0 max	The alignment from the center of the lead is ±1.0mm
Adhesive tape width	W0	8.0 min.	
Hole position	W1	9.0±0.5	
Adhesive tape position	W2	3.0 max	
Tape width	W3	18.0+1.0/-0.5	
Lead-wire clinch height from bottom of capacitor to the hold center	H	18.0±0.5	
Length from the terminal of the lead wire to the edge of adhesive tape	l	3.0 max	Or the end of lead wire may be inside the hole-down tape.
Portion to cut in case of defect	L	11.0 max	
Component height	H1	32.25 max	
Feed hole diameter	D0	4.0±0.2	
Tape thickness	t	0.6±0.3	

### 9.3 RD30 Type Taping Figure and Specification

(Unit: mm)









Unit: mm

Description	Symbol	Dimension	Remarks
Pitch of component	P	12.7±1.0	
Feed hold pitch	P0	12.7±0.3	Cumulative pitch error : ±1.0 Mm/20 pitches
Feed hold center to lead	P1	3.85±0.7	
Feed hold center to component center	P2	6.35±1.3	
Lead diameter	d	0.5±0.05	
Lead to lead spacing	F	5.0±0.8	To lead tip within tolerance
Component alignment, F-R	Δh	2.0 max	The alignment from the center of the lead is ±1.0mm
Adhesive tape width	W0	8.0 min.	
Hole position	W1	9.0±0.5	
Adhesive tape position	W2	3.0 max	
Tape width	W3	18.0+1.0/-0.5	
Lead-wire clinch height from bottom of capacitor to the hold center	H	18.0±0.5	
Length from the terminal of the lead wire to the edge of adhesive tape	ℓ	3.0 max	Or the end of lead wire may be inside the hole-down tape.
Portion to cut in case of defect	L	11.0 max	
Component height	H1	32.25 max	
Feed hole diameter	D0	4.0±0.2	
Tape thickness	t	0.6±0.3	


**10. Packing specification :**

10.1 Packing size:

Type	Box	Carton	
Bulk	 <p>Unit:mm</p>	 <p>Unit:mm</p>	 <p>P.O.# C/NO. PF% WV N.W: KG KPCS GW: KG</p>
Ammo taping	 <p>Unit:mm</p>	 <p>Unit:mm</p>	 <p>P.O.# C/NO. PF% WV N.W: KG KPCS GW: KG</p>

10.2 Packing quantity:

Chipsize	Taping type		Bulk type
	Quantity per reel	Quantity per box	Quantity per bag
0805	2,000	2,000	1,000
1206,1210,1808,1812	1,500	1,500	1,000








SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR	POE-D13-00-E-22	Ver: 22 Page: 20 / 20
---	-----------------	--------------------------


**12. Marking:**

Rated voltage (VDC)	10	16	25	50	100	200	250	500	630	1000	1500	2000	2500	3000
3-figure code Marking	$\overline{102}$	$10\overline{2}$	$\overline{10\overline{2}}$	102	$\underline{102}$	$\underline{102}$	102	$\underline{102}$	$\overline{102}$	$\sim 102$	$< 102$	$102 \sim$	$102 \succ$	$\wedge 102$
2-figure code Marking	$\overline{22}$	$2\overline{2}$	$\overline{2\overline{2}}$	22	$\underline{22}$	$\underline{22}$	22	$\underline{22}$	$\overline{22}$	$\sim 22$	$< 22$	$22 \sim$	$22 \succ$	$\wedge 22$

3-figure code Marking



2-figure code Marking



(1) Rated capacitance:

Two significant digits followed by no. of zeros. And R is in place of decimal point.

ex.: 0R5=0.5pF 1R0=1.0pF 102=10x10<sup>2</sup>=1000pF 104=10x10<sup>4</sup>=100nF=0.1μF

105=10x10<sup>5</sup>=1000nF=1μF 105=10x10<sup>6</sup>=10000nF=10μF

(2) Halogen and Pb free: There is a “.” beside the capacitance code when the coating resin is

Halogen and Pb free Epoxy.

